

Low Voltage, Low On-Resistance, Dual DPDT Analog Switch

DESCRIPTION

The DG2799 is a dual double-pole/double-throw monolithic CMOS analog switch designed for high performance switching of analog signals. Combining low power, high speed, low on-resistance and small physical size, the DG2799 is ideal for portable and battery powered applications requiring high performance and efficient use of board space.

The DG2799 is built on Vishay Siliconix's low voltage process. An epitaxial layer prevents latchup. Break-beforemake is guaranteed.

The switch conducts equally well in both directions when on, and blocks up to the power supply level when off.

As a committed partner to the community and the environment, Vishay Siliconix manufactures this product with the lead (Pb)-free device terminations. For analog switching products manufactured in QFN packages, the lead (Pb)-free "-E3/E4" only suffix is being used as a designator. Lead (Pb)-free QFN products purchased at any time will have either a nickel-palladium-gold device termination or a 100 % matte tin device termination. The different lead (Pb)-free materials are interchangeable and meet all JEDEC standards for reflow and MSL rating.

FEATURES

- Low Voltage Operation (1.65 V to 4.3 V)
- Low On-Resistance r_{ON}: 0.25 Ω @ 2.7 V
- Fast Switching: t_{ON} = 28 ns t_{OFF} = 17 ns
- QFN-16 (3 x 3) Package
- Latch-Up Current > 300 mA (JESD78)

BENEFITS

- Reduced Power Consumption
- High Accuracy
- · Reduce Board Space
- TTL/1.8-V Logic Compatible
- · High Bandwidth


APPLICATIONS

- Cellular Phones
- · Speaker Headset Switching
- · Audio and Video Signal Routing
- PCMCIA Cards

TRUTH TABLE

· Battery Operated Systems

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



| Logic | NC1, 2, 3 and 4 | NO1, 2, 3 and 4 |
|-------|-----------------|-----------------|
| 0 | ON | OFF |
| 1 | OFF | ON |
| | | |
| | | |

| ORDERING INFORMATION | | | | | |
|----------------------|--------------------------------------|----------------|--|--|--|
| Temp Range | Package | Part Number | | | |
| -40 to 85°C | 16-Pin QFN (3 x 3 mm) Variation 2 | DG2799DN-T1—E4 | | | |

NOTE:

Underside exposed pad has no device electrical connection. It is recommended that no electrical connection is made to it.



| ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted | | | | | | | |
|--|------------------------------|-------|--------------------|----|--|--|--|
| Paramete | Symbol | Limit | Unit | | | | |
| Reference to GND | V+ | | -0.3 to 5.0 | V | | | |
| | IN, COM, NC, NO ^a | | -0.3 to (V+ + 0.3) |] | | | |
| Current (Any terminal except NO, NC or | | 30 | | | | | |
| Continuous Current (NO, NC, or COM) | | | ±300 | mA | | | |
| Peak Current (Pulsed at 1 ms, 10 % duty | | ±500 | | | | | |
| Storage Temperature (D Suffix) | | | -65 to 150 | °C | | | |
| Package Solder Reflow Conditions ^d | 16-Pin QFN (3 x 3 mm) | | 250 | | | | |
| Power Dissipation (Packages) ^b QFN-16 ^c | | | 1385 | mW | | | |

Notes

- a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 17.3 mW/°C above 70°C
- d. Manual soldering with iron is not recommended for leadless components. The QFN is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

| | Symbol | Test Condition Otherwise Unless Specified | Temp ^a | Limits -40 to 85°C | | | |
|--|--------------------------------------|--|-------------------|-----------------------|------|------------------|------|
| Parameter | | $V+ = 1.8 \text{ V}, V_{IN} = 0.4 \text{ or } 1.1 \text{ V}^e$ | | Min ^b | Турс | Max ^b | Unit |
| Analog Switch | - | | <u> </u> | | | | |
| Analog Signal Range ^d | V_{NO}, V_{NC}, V_{COM} | | Full | 0 | | V+ | ٧ |
| | | $V+ = 1.8 \text{ V}, V_{COM} = 0.2 \text{ V}, I_{NO}, I_{NC} = 100 \text{ mA}$ | Doom | | 0.35 | 1.3 | |
| On-Resistance | r _{ON} | $V+ = 1.8 \text{ V}, V_{COM} = 0.9 \text{ V}, I_{NO}, I_{NC} = 100 \text{ mA}$ | Room | | 0.45 | 1.3 | Ω |
| | | | Full | | | 1.4 | |
| Digital Control | | | | | | | |
| Input High Voltage | V _{INH} | | Full | 1.1 | | | V |
| Input Low Voltage | V _{INL} | | Full | | | 0.4 | V |
| Input Capacitance | C _{in} | | Full | | 6 | | pF |
| Input Current | I _{INL} or I _{INH} | V _{IN} = 0 or V+ | Full | -1 | | 1 | μΑ |
| Dynamic Characteristics | | | l l | | I. | u . | |
| Turn-On Time | t _{ON} | V_{NO} or V_{NC} = 1.5 V, R_L = 50 Ω , C_L = 35 pF | Romm Full | | 62 | 94 97 | |
| Turn-Off Time | t _{OFF} | | Room Full | | 24 | 52 55 | ns |
| Break-Before-Make Time | t _d | | Full | 8 | | | |
| Charge Injection ^d | Q _{INJ} | $C_L = 1 \text{ nF, } V_{GEN} = 0 \text{ V, } R_{GEN} = 0 \Omega$ | Room | | 66 | | рC |
| Off-Isolation ^d | OIRR | | Room | | -74 | | |
| Crosstalk ^d | X _{TALK} | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$ | Room | | -74 | | dB |
| d | C _{NO(off)} | | Room | | 108 | | |
| N _O , N _C Off Capacitance ^d | C _{NC(off)} | | Room | | 108 | | _ |
| Channel-On Capacitance ^d | C _{NO(on)} | $V_{IN} = 0$ or $V+$, $f = 1$ MHz | Room | | 240 | | — pF |
| | C _{NC(on)} | | Room | | 240 | | |
| Power Supply | . , | I | 1 | | l | 1 | |
| Power Supply Current | l+ | $V_{IN} = 0 \text{ or } V+$ | Full | | | 1.0 | μΑ |





| | | Test Condition Otherwise Unless Specified | | Limits -40 to 85°C | | | |
|--|---|--|-------------------|-----------------------|------------------|------------------|------|
| Parameter | Symbol | $V+ = 3 V, \pm 10 \%, V_{IN} = 0.5 \text{ or } 1.4 V^{e}$ | Temp ^a | Min ^b | Typ ^c | Max ^b | Unit |
| Analog Switch | | | | | | | |
| Analog Signal Range ^d | V_{NO}, V_{NC}, V_{COM} | | Full | 0 | | V+ | V |
| On-Resistance | r _{ON} | V+ = 2.7 V, V _{COM} = 0.2 V, I _{NO} , I _{NC} = 100 mA V+ = 2.7 V, V _{COM} = 1.5 V, I _{NO} , I _{NC} = 100 mA | Room | | 0.3 0.25 | 0.45 | |
| | | | Full | | | 0.55 | Ω |
| r _{ON} Flatness ^d | r _{ON} Flatness | $V+ = 2.7 \text{ V}, V_{COM} = 0 \text{ to } V+,$ | Room | | 0.07 | 0.15 | (2 |
| r _{ON} Match ^d | Δr _{ON} | I _{NO} , I _{NC} = 100 mA | Room | | 0.05 | | |
| Switch Off Leakage Current | I _{NO(off)} , I _{NC(offF)} | V+ = 3.3 V, V _{NO} , V _{NC} = 0.3 V / 3.0 V, V _{COM} = 3.0 V / 0.3 V | Room Full | −1 −10 | | 1 10 | nA |
| | I _{COM(off)} | | Room Full | −1 −10 | | 1 10 | |
| Channel-On Leakage Current | I _{COM(on)} | $V+ = 3.3 \text{ V}, V_{NO}, V_{NC} = V_{COM} = 0.3 \text{ V} / 3.0 \text{ V}$ | Room Full | −1 −10 | | 1 10 | |
| Digital Control | | | | | | | |
| Input High Voltage | V _{INH} | | Full | 1.4 | | | V |
| Input Low Voltage | V _{INL} | | Full | | | 0.5 | v |
| Input Capacitance | C _{in} | | Full | | 6 | | pF |
| Input Current | I _{INL} or I _{INH} | $V_{IN} = 0$ or V+ | Full | -1 | | 1 | μΑ |
| Dynamic Characteristics | | | | | | | |
| Turn-On Time | t _{ON} | | Romm Full | | 28 | 57 60 | |
| Turn-Off Time | t _{OFF} | V_{NO} or V_{NC} = 1.5 V, R_L = 50 Ω , C_L = 35 pF | Room Full | | 17 | 45 47 | ns |
| Break-Before-Make Time | t _d | | Full | 1 | | | |
| Charge Injection ^d | Q_{INJ} | $C_L = 1 \text{ nF, } V_{GEN} = 0 \text{ V, } R_{GEN} = 0 \Omega$ | Room | | 160 | | рС |
| Off-Isolation ^d | OIRR | $R_1 = 50 \Omega$, $C_1 = 5 pF$, $f = 100 kHz$ | Room | | - 75 | | dB |
| Crosstalk ^d | X _{TALK} | . 1 - 00 22, 0 - 0 pr, 1 - 100 Ki 12 | Room | | - 75 | | ub |
| N _O , N _C Off Capacitance ^d | C _{NO(off)} | V _{IN} = 0 or V+, f = 1 MHz | Room | | 102 | | pF |
| INO, INC OIL Capacitance | C _{NC(off)} | | Room | | 102 | | |
| Channel-On Capacitance ^d | C _{NO(on)} | IIN 5 5. 11,1 = 1 1111.12 | Room | | 234 | | |
| Channel-On Capacitance* | C _{NC(on)} | | Room | | 234 | | |
| Power Supply | | | | | | | ı |
| Power Supply Range | V+ | | | 2.7 | | 3.3 | V |
| Power Supply Current | I+ | $V_{IN} = 0$ or $V+$ | Full | | | 1.0 | μΑ |



| SPECIFICATIONS (| V+ = 4.3 | V) | | | | | |
|--|---|--|-------------------|--------------------|------------------|------------------|------|
| | | Test Condition Otherwise Unless Specified | | Limits -40 to 8 | | | |
| Parameter | Symbol | $V+ = 4.3 \text{ V}, V_{1N} = 0.5 \text{ or } 1.6 \text{ V}^{e}$ | Temp ^a | Min ^b | Typ ^c | Max ^b | Unit |
| Analog Switch | | | | | • | • | • |
| Analog Signal Range ^d | V_{NO}, V_{NC}, V_{COM} | | Full | 0 | | V+ | V |
| | | $V+ = 4.3 \text{ V}, V_{COM} = 0.5 \text{ V}, I_{NO}, I_{NC} = 100 \text{ mA}$ | Doom | | 0.29 | 0.40 | |
| On-Resistance | r _{ON} | $V+ = 4.3 \text{ V}, V_{COM} = 2.1 \text{ V}, I_{NO}, I_{NC} = 100 \text{ mA}$ | Room | | 0.21 | 0.43 | |
| | | | Full | | | 0.53 | |
| r _{ON} Flatness ^d | r _{ON} Flatness | $V+ = 4.3 \text{ V}, V_{COM} = 0 \text{ to } V+,$ | Room | | 0.07 | 0.15 | Ω |
| r _{ON} Match ^d | ∆r _{ON} | I_{NO} , $I_{NC} = 100 \text{ mA}$ | Room | | 0.05 | | |
| Switch Off Leakage | I _{NO(off)} , I _{NC(offF)} | V+ = 4.3 V, V _{NO} , V _{NC} = 0.3 V / 4.0 V, V _{COM} = 4.0 V / 0.3 V | Room Full | -10 -100 | | 10 100 | nA |
| Current ^d | I _{COM(off)} | | Room Full | -10 -100 | | 10 100 | |
| Channel-On Leakage Current ^d | I _{COM(on)} | $V+ = 4.3 \text{ V}, V_{NO}, V_{NC} = V_{COM} = 3.0 \text{ V} / 4.0 \text{ V}$ | Room Full | −10 −100 | | 10 100 | |
| Digital Control | | | | | | | |
| Input High Voltage | V _{INH} | | Full | 1.6 | | | V |
| Input Low Voltage | V_{INL} | | Full | | | 0.5 | V |
| Input Capacitance | C _{in} | | Full | | 6 | | pF |
| Input Current | I _{INL} or I _{INH} | V _{IN} = 0 or V+ | Full | -1 | | 1 | μΑ |
| Dynamic Characteristics | | | | | • | • | • |
| Charge Injection ^d | Q_{INJ} | C_L = 1 nF, V_{GEN} = 0 V, R_{GEN} = 0 Ω | Room | | 320 | | рC |
| Off-Isolation ^d | OIRR | D = 50 0 C = 5 5 5 = 100 kHz | Room | | -73 | | ٩D |
| Crosstalk ^d | X _{TALK} | $R_L = 50 \Omega$, $C_L = 5 pF$, $f = 100 kHz$ | Room | | -73 | | dB |
| N. N. Off Canacitanaed | C _{NO(off)} | V _{IN} = 0 or V+, f = 1 MHz | Room | | 100 | | |
| N _O , N _C Off Capacitance ^d | C _{NC(off)} | | Room | | 100 | | "F |
| Channel-On Capacitance ^d | C _{NO(on)} | V _{IN} = 0 01 V+, 1 = 1 IVI⊓Z | Room | | 230 | | pF |
| | C _{NC(on)} | | Room | | 230 | | ı |
| Power Supply | | | • | | • | • | • |
| Power Supply Range | V+ | | | | | 4.3 | V |
| Power Supply Current | l+ | $V_{IN} = 0$ or $V+$ | Full | | | 1.0 | μΑ |


Notes

- a. Room = 25° C, Full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guarantee by design, not subjected to production test.
- e. V_{IN} = input voltage to perform proper function.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





TYPICAL CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted



VISHAY


TYPICAL CHARACTERISTICS $T_A = 25$ °C, unless otherwise noted








TEST CIRCUITS



C_L (includes fixture and stray capacitance)

$$V_{OUT} \ = \ V_{COM} \left(\frac{R_L}{R_L + R_{ON}} \right)$$



Logic "1" = Switch On Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time




Figure 2. Break-Before-Make Interval




Figure 3. Charge Injection

VISHAY.

TEST CIRCUITS




Figure 4. Off-Isolation




Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?72922.

Legal Disclaimer Notice



Vishay

Notice

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

www.vishay.com Revision: 08-Apr-05